

FIG. 1A

FIG. 1B



FIG. 2

FIG. 4A




FIG. 4A





FIG. 4B






FIG. 6




FIG. 7





FIG. 8A



cycle	RTL	inst.	latency
0	r1 <- 0	mul	3
1	r1 <- r1 * 5		
2	r1 <- r1 + 4	add	1
3	st [r2], r1		
4	st [r3], r1		

FIG. 9

EQ model or
LE model w/ actual
MUL latency of 3

cycle	RTL
0	$r1 \leftarrow 1$
1	$r1 \leftarrow r1 * 5$
2	$r1 \leftarrow r1 + 8$
3	st [r2], r1 ; store 9 into [r2]
4	st [r3], r1 ; store 5 into [r3]

FIG. 10A

EQ model w/ int. after cycle 2 or
LE model w/ actual
MUL latency of 2

cycle	RTL
0	$r1 \leftarrow 1$
1	$r1 \leftarrow r1 * 5$
2	$r1 \leftarrow r1 + 8$
3	st [r2], r1 ; store 5 or 9 into [r2]
4	st [r3], r1 ; store 5 or 9 into [r3]



FIG. 10B

EQ model w/ int. after cycle 1 or
LE model w/ actual
MUL latency of 1


cycle	RTL
0	$r1 \leftarrow 1$
1	$r1 \leftarrow r1 * 5$
2	$r1 \leftarrow r1 + 8$
3	st [r2], r1 ; store 13 into [r2]
4	st [r3], r1 ; store 13 into [r3]

FIG. 10C

FIG. 11



(a) Traditional register allocation of the loop body.



(b) Modulo schedule-aware register allocation of the loop body.

FIG. 12A

FIG. 12B




FIG. 13




FIG. 14A

FIG. 14B

FIG. 14C